


Video Power Supply Wiring Diagram (036097-01 A)



POWER CORD ASSY. MAY HAVE WIRE COLORS AS SHOWN OR WIRE COLORS AS FOLLOWS: ONE BLACK WIRE (AC), ONE GREEN WIRE (GND), AND ONE WHITE WIRE (NEUTRAL).

Regulator/Audio II PCB Schematic (035435-02 D)

Regulator/Audio II PCB

The Regulator/Audio II PCB has the dual functions of regulating the +5 VDC logic power to the game PCB and amplifying the audio from the game PCB.

Regulator Circuit


The regulator consists of voltage regulator Q1, current source power transistor Q3 and Q3's bias transistor Q2. The regulator accurately regulates the logic power input to the game PCB by monitoring the voltage through high-impedance inputs +SENSE and -SENSE. The inputs are directly from the +5 VDC and ground inputs to the game PCB. Therefore, the regulator regulates the voltage on the game PCB. This eliminates a reduced voltage due to IR buildup on the wire harness between the regulator and the game PCB. Variable resistor R8 is adjusted for the +5 VDC on the game PCB. Once adjusted, the voltage at the input of the game PCB will remain constant at this voltage.

Regulator Adjustment

1. Connect a voltmeter between +5 V and GND test points of the game PCB.
2. Adjust variable resistor R8 on the Regulator/Audio II PCB for +5 VDC reading on the voltmeter.
3. Connect a voltmeter between +5 V REG and GND on the Regulator/Audio II PCB. Voltage reading must not be greater than +5.5 VDC. If greater, try cleaning edge connectors on both the game PCB and the Regulator/Audio II PCB.
4. If cleaning PCB edge connectors doesn't decrease voltage difference, connect minus lead of voltmeter to GND test point of Regulator/Audio II PCB and plus lead to GND test point of game PCB. Note the voltage. Now connect minus lead of voltmeter to +5 REG test point on Regulator/Audio II PCB and plus lead to +5 V test point on game PCB. From this you can see which harness circuit is dropping the voltage. Troubleshoot the appropriate harness wire or harness connector.


Audio Circuit

The audio circuit contains two independent audio amplifiers. Each amplifier consists of a TDA2020AV amplifier with a gain of ten.




Denotes a test point

Warlords Cocktail Wiring Diagram (037046-01 A)



Double Coin Acceptor/Mount Assembly (036597-01 A)



Drawing Package Supplement

to

Cocktail WARLORDS™


Operation, Maintenance, and Service Manual

Contents of this Drawing Package

- Game Coin Door and Power Supply Wiring Diagram
- Microprocessor, Sync Generator and Power Inputs
- Playfield Address Selector, Playfield Memory and Playfield Code Multiplexer
- Switch Inputs, Coin Inputs, Video Outputs, Audio Outputs and Signature Analysis Procedure

- Sheet 1, Side A
- Sheet 1, Side B
- Sheet 2, Side A
- Sheet 2, Side B

Sync Generator Circuitry




The basic frequency of the sync generator is a 12.096MHz clock, generated by a crystal controlled oscillator consisting of crystal Y1, transistor Q9 and several discrete components. The output of the oscillator is 12MHz. The base frequency is then divided down by binary counters P4, P5 and P8. These provide the various horizontal sync frequencies (1H-256H). The final output of the horizontal sync chain is 256H. The 256H signal, as well as other horizontal signals, are used to generate the H-sync timing pulses at flip-flop N4.

256H (the inversion of 256H) is used to clock two stages of vertical sync counters to form the various vertical sync frequencies (1V-128V). The frequencies then address a sync PROM M8 and the data is latched at the output of L6. The outputs of this latch are the various polarities and phases of the vertical timing frequencies. These frequencies are used in conjunction with the horizontal timing signals to synchronize the video monitor display. This display consists of 262 horizontal lines per frame, with each line being the time equivalent of 768 (12MHz) clock pulses. Each frame repeats 60 times per second providing the necessary frequency of display refresh to maintain a stable non-flickering display.

□ Denotes a signature

Microprocessor




Watch Dog Reset

The reset counter in the microprocessor control circuitry is a 4-bit decade counter, B5. The QD output of this counter is the RESET signal to the MPU. Counter B5 counts how many times the VBLANK signal changes states. On every low-to-high transition of VBLANK, the counter advances to the next count in its sequence. Meanwhile, the WATCHDOG signal, generated by the MPU at various times during its normal sequence of instructions, is resetting the counter back to zero.

If for some reason, the MPU program strays from its intended instruction sequence and the WATCHDOG signal does not occur before this counter counts up to a point where the QD output goes high, a RESET signal is generated to the MPU. The RESET signal causes the MPU to restart its instruction sequences from the beginning of the program.


□ Denotes a test point

Address Decoder



The MPU address decoding circuitry turns on or enables the appropriate game circuitry (i.e., RAM, ROM, latches, etc.) at the correct time, so that information can be transferred back and forth between the game circuitry and the MPU.


Power Input Circuitry




□ Denotes a test point

RAM Circuitry

The MPU uses RAM memory to temporarily store information which it will later recall. The MPU is capable of writing (putting data into) the RAM and then later reading (pulling data out of) the RAM, via address bus A0-A09 and bidirectional data bus D0-D07.



ROM Circuitry









Sheet 1, Side B

WARLORDS™

Sync Generator
MPU
Address Decoder
RAM
ROM
Power Input

Section of 036434-01 B

MEMORY MAP										
HEXADECIMAL ADDRESS	R/W	D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0000-09FF	D	D	D	D	D	D	D	D	D	Program RAM
0A00-07BF	D	D	D	D	D	D	D	D	D	Playfield RAM
07C0-07CF	D	D	D	D	D	D	D	D	D	Object Code
07D0-07DF	D	D	D	D	D	D	D	D	D	Vert. Position
07E0-07EF	D	D	D	D	D	D	D	D	D	Horiz. Position
0800	R		D							1 Player Cost
	R			D						2-4 Player Cost
	R				D					High-Score Music
	R					D				German/Spanish Language
	R						D			English/Spanish Language
0801	R	D	D							No. of Coins Per Credit
	R		D	D						Right Coin Mech
	R			D	D					Left Coin Mech
	R				D	D				Bonus Coin Adder
0000	R	D								Upright/Cocktail
	R		D							VBLANK
	R			D						Self-Test Switch
	R				D					Diag. Step Switch
0C01	R	D								Left Coin Switch
	R		D							Center Coin Switch
	R			D						Right Coin Switch
	R				D					Siam Switch
	R					D				Player Start (PS4)
	R						D			Player Start (PS3)
	R							D		Player Start (PS2)
	R								D	Player Start (PS1)
1000-100F	D	D	D	D	D	D	D	D	D	Custom Audio Chip
1800										IRQ Reset
1C00	W	D								Right Coin Counter
1C01	W	D								Center Coin Counter
1C02	W	D								Left Coin Counter
1C03	W	D								LED 1
1C04	W	D								LED 2
1C05	W	D								LED 3
1C06	W	D								LED 4
4000	W									Watchdog
5000-7FFF	R	D	D	D	D	D	D	D	D	Program ROM




Sheet 2, Side A

WARLORDS™

Playfield Address Selector
 Playfield Memory
 Playfield Multiplexer
 Picture Data ROM Circuitry
 Motion Object Circuitry

Section of 036434-01 B

Coin and Player Input Circuitry




SLAM, COIN L, COIN C, COIN R, SELF-TEST, DIAG. STEP, PS1 (POWER STONE), PS2, PS3 and PS4 inputs are read by the MPU when IN0 goes low. Switches to be read are selected by A80 from the MPU. When A80 is low, SELF-TEST, V BLANK from the sync generator and DIAG STEP are read by the MPU on DB4 and DB5. When A80 goes high, SLAM, COIN L, COIN C, COIN R, PS1, PS2, PS3 and PS4 are read by the MPU on DB0-DB7.

Denotes a test point

Video Output


The color PROM circuitry receives playfield (AREA-AREA1) and motion object (GRY0-GRY2) information and assigns a color or shade of gray (if using a black and white monitor) before it is sent on to the video monitor for display.

128V and 128H from the sync generator circuit determines in which corner of the monitor the active video is displayed. If 128V is high and 128H is low, the video is in the lower left corner of the monitor.



Denotes a signature

Option Input Circuitry




The game option switches are read by the MPU when SWRD (Switch Read Enable) is low. The switch toggles to be read are selected by A80 from the MPU. When A80 is high, switch toggles 9, 10, 11, and 12 on J2 and M2 are read on DB0-DB7. When A80 is low switch toggles 13, 14, 15 and 16 on J2 and M2 are read on DB0-DB7. Toggle inputs are "on" when pulled to ground.

Pot Reading and Audio Circuit

The pot reading and audio output circuit receives a voltage from the control panel pots and sends it to the MPU via the custom chip for placement of the "shields" on the monitor. It also generates all the sounds in the Warlords™ game. When P7 of the pot select circuit goes low, an internal counter in the custom audio chip B3/4 begins counting. Also the base of Q7 goes high and Q7 conducts, discharging the voltage across C44. When P7 goes high, Q7 is then cut off and C44 starts to build up a charge via constant current source Q8. When the voltage on C44 is equal to the pot voltage, the comparator associated with the individual pot input changes state disabling the counter inside the custom audio chip B3/4. The MPU then reads the count for each pot input via D0-D3, and moves the "shield" to the spot on the playfield corresponding to that count.

From MPU Address Bus Sheet 1, Side B



Signature Analysis Procedure


1) Remove the following:

- The electrical power from the Warlords™ game.
- The game PCB from the cabinet. Attach extender cables between the PCB and the game wiring diagram.
- The MPU chip at location C2 from the game PCB. Using a thin piece of wire (28 AWG), jumper pin 37 to pin 39 on the MPU socket.

2) Connect the following:

- The CAT™ Box flex cable to the Warlords™ PCB test edge connector.
- The three BNC to EZ clip cables (supplied with the CAT™ Box) to the SIGNATURE ANALYSIS CONTROL START, STOP and CLOCK BNC jacks on the CAT™ Box.
- The black EZ clips on the three cables to a ground lug on the PCB.
- The red EZ clips on the START and STOP cables to the PCB at L8 pin 2.

3) The red EZ clip on the clock cable will be moved from 4H to 6MHz and back throughout the actual signature analysis. The clock signal and slope for each signature is located on the schematic sheet above the signal. Note the example below:



4) Position the CAT™ Box switches as follows:

SIGNATURE ANALYSIS CONTROL
 START: STOP: CLOCK:
 READ/WRITE CONTROL
 BYTES: 1024
 DBUS: ADDR
 ERROR DATA DISPLAY: GAME
 RW: WRITE
 RW MODE: OFF
 TESTER CONTROL
 TESTER MODE: RW
 TESTER SELF-TEST: OFF

In order to obtain reliable signatures from the Warlords™ PCB, the Playfield RAM must be addressed and a specific pattern "written" into the memory.

- Apply power to the Warlords™ game. Turn the CAT™ Box ON/OFF switch to ON.
- On the ADDRESS/SIGNATURE keypad enter 0400.
- Toggle the RW MODE switch to momentary SINGLE.
- Set the TESTER CONTROL, TESTER MODE switch to SIG.

If the signature to be taken is connected to the 6MHz clock (P4 pin 14), the ADDRESS/SIGNATURE will indicate 1F31.

If the signature to be taken is connected to the 4H clock (P4 pin 11), the ADDRESS/SIGNATURE will indicate 08C3.


If the ADDRESS/SIGNATURE display is incorrect, press TESTER RESET. If the display is still incorrect, return to step 2 and check the CAT™ Box connections to the game PCB.

9) Connect the data probe supplied with the CAT™ Box to the DATA PROBE, DATA BNC. The data probe has a black alligator clip attached to it. Connect this alligator clip to a ground lug on the PCB.

The Warlords™ game PCB is now set up to provide proper signatures.

Coin Counter Output Circuitry

From MPU Address Bus Sheet 1, Side B



This circuit consists of coin counter drivers Q3, Q4, and Q5 and data latch Q6. The circuit is addressed by the MPU on A0-A2 and written by the MPU on data line DB7. When the input to a driver is clocked high, its collector goes low grounding the return of the coin counter in the coin door.



Sheet 2, Side B

WARLORDS™

Coin and Player Input Circuitry
 Pot Reading and Audio Circuitry
 Option Input Circuitry
 Coin Counter Output Circuitry
 Signature Analysis Procedure

Section of 036434-01 B